Abstract-The Sliding Banyan network is described and evaluated. The novel three-dimensional (3-D) multistage network topology employs a macro-lenslet array in a retroreflective configuration to effect the required shuffle link patterns across a single two-dimensional (2-D) multichip array of "smart pixels." An electronic deflection routing scheme, based on simple destinationtag self-routing, is employed within the smart pixels. Internal packet blocking is efficiently avoided because deflected packets are routed through individualized banyan networks that have "slid" in the time dimension to accommodate each packet's routing needs. Simulations show that this self-routing approach reduces the number of stages, and hence the number of switching and interconnection resources necessary to achieve a specified blocking probability. Experimental focusing and registration results, using arrays of vertical cavity surface emitting lasers, show that conventional optical imaging technology is suitable for this architecture. The results indicate that the sliding banyan approach will overcome the current performance constraints of conventional metallic interconnections and be scalable 'to ATM switching applications with aggregate throughputs in the Tbls regime.
I. INTRODUCTION HE EXPLOSIVE growth in the asynchronous transfer
T mode (ATM) equipment industry is just one indication of the ever-increasing demand for high throughput, cost effective, broadband data switching networks. The high throughput demands of future systems will be driven by the growing number of nodes on any given network, the increasing bandwidth of data communications between nodes, and the desire to transmit video data over the same networks. Aggregate capacities in the Tb/s regime will be required to meet the demand [l] .
A common measure of interconnection difficulty in networks is the bisection width, defined as the minimum number of "wires" that must be removed to partition the network into two halves with identical numbers of processors [2] . Multistage interconnection networks (MIN's) suffer from bisection widths that grow nearly linearly with the number of nodes. A banyan network is defined as a MIN with a unique path from any input to any output. Banyan-based MIN's offer the potential for using simple self-routing algorithms that will be critical to the effective operation of high throughput switching circuits, where global control is impractical. Though theoretically powerful, banyan-based switching architectures have been limited to fairly small network sizes owing to the high bisection widths of large networks. The link interconnections in a banyan network consist of perfect shuffles Publisher Item Identifier S 0733-8724(96) 03894-7. or interconnections isomorphic to the perfect shuffle. These interconnection patterns do not lend themselves to implementation with tmditional metallic interconnection techniques. The global interconnection topology of banyans leads, in VLSI approaches, to internode communications performance limits in speed, crosstalk, and power consumption. Very often the limitations of electronic banyans have caused designers to give up on exploiting the banyan network structure altogether, and adopt wholly different topologies, such as mesh networks, which have simpler interconnection requirements, but much higher switching complexity. These approaches are not suitable for high throughput packet switching applications due to the large amount of buffering and contention control required.
There is a need to use MIN approaches with new technologies that overcome the metallic interconnection bottleneck.
In this paper, the sliding banyan (SB) [4] , 151, a new MIN switching architecture that uses optoelectronic "smart pixels" and free-space optical interconnections to overcome the limitations of electronic interconnections, is described and evaluated. The SB provides a significant reduction in the number of switch, control, and interconnection resources that would be required in an equivalent all-electronic approach. The resource reduction stems from a novel partitioning of the resources-achieved by spatially interleaving the stages of the switching network in a way that is possible only with 3-D optical interconnections. The interleaving is possible because each stage in the shuffle-based SB multistage interconnection network requires the same shuffle link pattern. With interleaving, each stage's identical U 0 pattern is slightly shifted from those of the other stages. A single optical system, suitably configured, can thus be used to interconnect all of the MI"s stages simultaneously. The SB uses a pipelined destinationtag self-routing approach within a deflection routing strategy. Since each node is physically colocated with all of its sister nodes at eaclh stage, successfully routed packets may exit the network immediately, at whatever stage they finally arrive. This is the key feature of the SB. Deflected packets are effectively routed to a new banyan that has "slid" in time to accommodate those packets' needs. The result is that packets are removed from the network as rapidly as possible, leading to an overall low blocking probability and high resource utilization.
As a preface to the SB architecture description, Section I1 provides background on banyan networks and the optical shuffle-connected approach that are the key elements of the SB concept. The SB architecture is then detailed in Section 111. In addition to the SB architecture description, Section I11 contains the results of simulations, analysis, and experiments that demonstrate the SB's important features. and analysis show that the blocking performance of the SB compares favorably with other approaches under fully loaded permutation traffic. In fact, the SB is shown to be within a factor of three of the theoretical minimum number of switching resources, despite using a simple self-routing control strategy. Furthermore, the results of experiments, in which vertical cavity surface emitting laser (VCSEL) and detector arrays were used to simulate future smart pixel WO, indicate that an optical shuffle interconnection system based on conventional refractive elements is feasible. Section IV contains a discussion of the smart pixel technology needed to implement the SB network and the anticipated performance parameters of a future implementation. The conclusion, contained in Section V, summarizes the key features of the SB network.
BACKGROUND
A. ShufJle-Based Banyan Networks such as a shuffle, and a set of k x IC crossbar switches. In many banyans, the unique path between input and output is determined by following a simple self-routing algorithm. This algorithm is called a destination-tag algorithm because it has the advantage of requiring only the destination address-the routing algorithm is independent of source address. Self-routing eliminates the need for extern switching elements and offers the means to th desired in future switching circuits. Fig. 1 optical efficiency of the shuffling optics 1171. The symmetry of the optical k-shuffle depicted in Fig. 3 is a key aspect that is exploited in the SB implementation described below.
SLIDING BANYAN ARCHITECTURE

A. Optically Interleaved Interconnection Topology
Interleaving of multiple shuffle stages was previously proposed to make better use of the shuffle optics' space bandwidth product (SBWP) and simplify the optical complexity by simultaneously using a single optical system for all stages in the MIN [18] . can be implemented in an interleaved fashion, with a single optical system. This is schematically shown in the bottom of Fig. 4 , where a single optical system effects all of the required interconnections simultaneously. With this topology, the switching resources are distributed laterally across a single physical plane, rather than longitudinally across several planes. Since all of the stages have been collapsed onto a single plane, the bisection width implemented by the optics has been increased by the number of stages being implemented. To handle the increase in U 0 resources, the plane on which the smart pixel array resides will be a PC board or multichip module (MCM) package that can accommodate an array of pixel optoelectronic integrated circuits (OEIC's) that is large enough to contain all of the smart pixel resources. As discussed below, for ar network with -1024 nodes, such a system will likely be -10-20 cm across. The associated optics, therefore, will consist of one or two macro-lenslet arrays, in which the size of individual elements correspond roughly to the size of an OEIC chip (e.g., 1-3 em').
As discussed in the next section, the SB will require the equivalent of several banyans in stages to achieve the desired low blocking probability-eg., for N = 1024, approximately 30-50 stages will be needed. The number of stages that can be interleaved in this fashion is theoretically bounded by the SBWP. For example, consider a 1024 node system in which the PE's are arrayed in a 32 x 32 array. A typical high quality imaging system will have a SBWP > lo6, meaning that many more stages than required could theoretically be interleaved in this manner and maintain good isolation. A more practical limitation on the number of stages, however, is obtained from the real-estate constraints of the smart pixels and the related heat dissipalion issues that determine the closest separation of emitter elements on the may. For example, typical air cooled IC's are limited to a few watts/cm2 of power dissipation. E the optoelectronic elements of the smart pixel are assumed to dominate the power dissipation, and the power needed for a smart pixel link is of the a few mW, then the number of emitters/detectors will ted to several hundred/cm2. This density limitation will determine the number of smart OEIC's used, the number of nodes/OEIC, and the number of stagednode located at each smart pixel site.
In the schematic depiction of Fig. 4 , the shuffling optics the front of the plane to the back of the plane art pixel logic connecting the two sides through the substrate. It is desirable to place emitters and detectors on the same side of the substrate, leaving the backside of this plane to function as a "backplane" and interface with electronic boards behind the optoelectronic backplane. A number of implementations of this approach can be considered; this paper focuses on an implementation based on the reversible k-shuffle interconnections, of the type depicted in Fig. 3 .
In the SB, each node in Fig. 3 should be considered to actually be an identical cluster of optoelectronic elements, corresponding to all of the stages of the network. For example, in a 256 node SB switch, with 25 interleaved stages, there will be an array of 25 light sources interleaved with an array of 25 detectors located at each smart pixel location in the figure. Since the optical system is shift invariant within the field of view of each pair of elements, each of the rays in Fig. 3 should be considered to be interconnecting the cluster of the input with the cluster of detector elements at in a 1 : 1 manner. The second plane (e.g., the one on the right in Fig. 3 ) could be used as xiliary active plane for routing purposes. However, a pr and more compact variation of this concept is shown in Fig. 5 . Here a mirror is used to retro-reflect the shuffled image of the interleaved array back onto itself. A single lenslet array performs the interconnection in each dimension. When coupled self-similar grid array concept, the optical architecture depicted in Fig. 5 uses a single lens for each OEIC. Thus, each lens is simultaneously the input and output optical element for an OEIC.
The high resolution interleaved shuffle interconnection scheme depicted in This advantage is not without some added packet coding complexity. If packets are to be removed from the network at any stage, the packet must contain information about the number of stages correctly routed. When this number reaches log, N , the packet exits. Self-routing algorithms use a header with the destination address. The TB also requires a conflict bit to determine if the packet has been misrouted. Often the destination address will be rotated by each stage as it is routed; this way, the next stage need only inspect the first bit (if k = 2) to determine the switching. For the SB, the conflict bit would be replaced with a header containing the number of successfully routed stages, and the destination address would not be rotated. The number of successful stages is used to determine on which bit of the destination address the packet is to be routed. It is a simple inspection-if the number successful stages is m, then this bit of the destination is the determining one. Furthermore, the SB can give priority to those packets which had the highest number of successful stages in their history, i.e., are closest to their destination. This would prevent a packet, which had just begun rerouting, from interfering with a packet that is close to completing its routing through the network. The conflict bit is replaced by this priority number. Misrouted packets simply set this number to zero, then begin routing again.
C. Sliding Banyan Pei$ormance
The type of folded optical shuffle approach employed will determine the order (IC) of the local cross-bar switches on the OEIC's. The routing algorithm must then accommodate the local switching scheme within the smart pixel associated with the k adjacent nodes that must pass through the local switch. A digital simulation and analytical model have been developed for estimating the blocking performance of the SB and other similar networks, under various operating configurations and traffic conditions. Following are results which validate the SB in terms of blocking performance, latency, and switching resource requirements.
First, the TB was simulated on a 1024-node network with a 2-D (32 x 32) separable shuffle interconnection (IC = 4). The number of stages per banyan is n = log,(1024) = 5 . The simulation tagged misrouted packets so that they would not interfere with any correctly routed packets. Randomly generated unity permutation traffic was used in the simulations. In this traffic pattern every input and every output is used exactly once; there is no output conflict. This is a standard type of traffic used in evaluating such networks. A typical plot of the number of packets remaining on the network versus the stage number is shown in Fig. 7 . Packets are removed only at the end of banyans; this is why the number changes only at integral numbers of five stages. Notice that the final banyan in vastly underutilized; it only routed one packet for this run. A total of seven banyans were required to route the packets, so 35 stager; were needed in all.
Next, the SB was simulated, using the identical unity permutation traffic pattern (originally generated in a random fashion) that was used to evaluate the TB. The packets were tagged with the number of consecutive successfully routed stages, and this number was used to prioritize the routing of any conflicts that arose. These results are also shown in Fig. 7 .
Note that no packets are removed before the fifth stage, but then packets are removed at every stage thereafter. The packets removed in the sixth stage are those which were misrouted in stage 1, then had five successful stages. The network required 21 stages to route all 1024 packets, resulting in 14 fewer stages then the standard TB.
As a check on the simulated blocking performance results, a statistical model of the probability of blocking in the SB and TB was developed. This model is based on a modification to a banyan performance expression derived in [6] . The results are plotted in Fig. 7 alongside of the simulation results, and show close agreement to them. Using the analytical approximation, the number of stages required for an arbitrary packet blocking probability ( P B ) , was determined; the results are plotted in Fig. 8 . These show that the SB maintains an advantage in number of stages over a wide range of operational PB. The analytical model used to generate the data in Fig. 8 is based on the approximation that the probability that a packet survives the first m stages of a network composed of k x k switch elements, when the probability of a packet entering the first switch is p , is given by [6] :
The probability that a packet entered this series of m stages and was blocked is the difference between p and pm:
Using this expression for packet suTvival, the analysis of a TB network is straightforward. Since unity permutation traffic is assumed, the initial probability (p) is I, and one banyan's worth or log,N stages is considered at a time. Using this iterative expression the probability of blocking in the ith banyan can be expressed in terms of the (i -1)th:
In this manner the probability of blocking in one banyan is used as the input probability in the next. The load of the network is reduced until the probability of blocking of the final banyan is below the threshold required by an application, in this case lop6. z banyans or i x log, N stages are required to perform the routing with the requisite blocking probability.
The analysis of the SB architecture relies on (1) as well, only it is a more complicated process. For the SB to be successful, packets which have completed the greatest number of consecutive successful routings must have priority over packets with fewer consecutive successful routings. When implementing the SB, a counter placed in the header indicated which bit of the destination address on which to decide-the higher the counter, the greater the priority. To simulate this mechanism all packets must be grouped in the network into log, N groups. The designation of each group is the number of consecutive successful routings it has made (P#). All packets begin with zero successful routings. Again, unity permutation traffic is used, so the initial input probability is 1. Fig. 5 . The results were analyzed assuming 40 ,um detectors spaced on the same grid as emitter arrays. Fig. 9 shows the results of a registration and resolution experiment in which three collinear VCSEL elements, spaced by 630 pm, were imaged onto a CCD array with a lens array system consisting of f/1.5, 25 mm focal length miniature video camera lenses. The overlaid white outline squares indicate the size and precisely registered locations of evenly spaced 40 pm detectors that would be part of the smart pixel. As shown in the figure, the off-the-shelf video lenses perform fairly well in this off-axis imaging system. The resolution across the FOV of the system indicates that most of the light emitted by the VCSEL's would be captured by an appropriately positioned 40 pm detector element. Some blurring occurred at the widest angle position (primarily due to vignetting of the narrow VCSEL beam by the barrel of the lens mount). The inherent distortion of the imaging system leads to misregistration of the VCSEL images with respect to the correct detector positions (indicated by the square box outlines). At the widest angles the array's images are beginning to misalign with the target detector array patterns. This distortion becomes especially apparent for total fields of view greater than about 20 degrees, occurring when the VCSEL's were placed at the extreme points of the input field (approximately 4.4 mm from the axis). As shown in Fig. 9 , registration errors of approximately 25 pm occurred for the widest angle VCSEL images.
The focusing and registration results show good performance, despite the fact that the inexpensive test lenses were not selected to be precisely matched in focal length or other performance criteria. These results, therefore, suggest that better matching of commercially available lenses, or custom designed lenses, will provide the performance necessary for the SB optical module.
IV. DISCUSSION
Several promising smart pixel technologies are now emerging as candidates for use in the SB packet switching architecture, including both emitter and modulator based approaches in monolithic and hybrid technologies 1201. At this stage of the study it appears that integrated emitter based (with either VCSEL's or LED's) smart pixels will more readily be incorporated into the envisioned optical system (as shown, for example, in Fig. 5 ) than modulator based technologies.
In practice, it is envisioned that packets will enter the SB switching fabric on a fiber optic or coax bundle that interfaces to "line cards" stacked across the optoelectronic 
V. CONCLUSIONS
Current all-electronic control and routing technology is not cost-effectively scalable to the anticipated high throughput networks of the future owing to the fundamental limitations of metallic interconnections. The sliding banyan uses a fundamental advantage of free-space optical interconnections to reduce the switching and routing resources necessary in high throughput ATM switching applications. The novel free-space optical interconnection scheme provides the necessary high bisection width shuffle interconnection, while eliminating the need for large numbers of power hungry chip-to-chip drivers. Furthermore, the new 3-D interleaved topology, based on the rapidly maturing smart pixel technology, obviates the need for distributing the control and switching resources across numerous optical or electronic boards and instead provides a single backplane interface for the nodes of the switch. Preliminary experiments suggest that the high precision optical system needed to implement the sliding banyan can use existing high performance lens design techniques to achieve the need resolution and registration accuracy. Simulations and analysis show the sliding banyan to significantly reduce the resources required for a given blocking probability. The switching resources required to achieve blocking probabilities of l o p 6 are within a factor of three of the Benes network, to its lack of efficient as soon as the
